An ultrathin, 5 nm, Al 2 O 3 film grown by atomic-layer deposition (ALD) was used as a gate dielectric for amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistors (TFTs). The Al 2 O 3 layer showed a low surface roughness of 0.15 nm, a low leakage current and a high breakdown voltage of 6 V. In particular, a very high gate capacitance of 720 nF/cm 2 was achieved, making it possible for the a-IGZO TFTs to not only operate at a low voltage of 1 V, but also exhibit desirable properties including a low threshold voltage of 0.3 V, a small subthreshold swing of 100 mV/decade, and a high on/off current ratio of 1.2 × 10 7 .
2 is limited since the gate leakage current would become severe when the dielectric is too thin.
Many researchers have tried to use high-dielectric-constant (high-) gate dielectrics to reduce the TFT operation voltage. Various high-materials, e.g., HfLaO, 7, 8 21 have been applied because they simultaneously enable a low leakage current and a low-voltage operation. Shao et al reported low-operation-voltage a-IGZO TFTs using a 20 nm HfO 2 gate dielectric layer. 20 Cheng et al.
also demonstrated that 15.5 nm LaAlO 3 a-IGZO TFTs exhibited excellent electrical performances. 21 In addition to these solid-state dielectrics, ionic liquids such as water have also been used as dielectrics to reduce operation voltage. 22, 23 For high-materials, there is a general phenomenon that the bandgap decreases with the increase of value. 24 Therefore, a highquality dielectric film is necessary to avoid a large leakage current. Among the well-known high-materials, Al 2 O 3 has a large band gap (E g = 8 eV), a high dielectric constant ( = 9.0), a high breakdown field (5-10 MV/cm), strong adhesion to dissimilar materials, and superior thermal and chemical stability. 24 The growth of Al 2 O 3 film is usually done using atomic-layer deposition (ALD) technology which allows highly conformal, pinhole-free films with precise thickness control.
In The fabricated IGZO TFT structure is shown in Fig. 1(a) Fig. 2(a) . To maintain a good carrier mobility and high on/off ratio, we choose 70 o C as the optimum annealing temperature. Very thin gate dielectrics have been found to show different dielectric properties from thick ones. 25, 26 To make our calculation of carrier mobility accurate, metal-insulator-semiconductor capacitors were made to determine the capacitance of the gate dielectric (C ox ). 
where " is Boltzmann's constant, T is the temperature in Kelvin, and q is the electron charge.
Taking the SS value of the 5 nm Al 2 O 3 IGZO TFTs, the interface trap density N t is found to be 3.0 × 10 12 eV -1 cm -2 , which is among the lowest values in reported Al 2 O 3 TFTs to date. To test the robustness of the 5-nm-thin Al 2 O 3 and study the vertical carrier transport mechanism (related to leakage current), we applied large voltages to the metal-insulatorsemiconductor capacitors. It is quite surprising to discover that the breakdown voltage of 5 nm Al 2 O 3 is as high as about 6 V as shown in Fig.4 (a) . This again confirms the high quality of the 
where J is the current density and E is the electric field across the oxide. 
